



METHOD FOR QUANTIFYING SAFE OPERATING AREA FOR BIPOLAR JUNCTION TRANSISTOR

Inventor: Kim et al.
Application No. 10/688,550




FIG. 1A
(PRIOR ART)




FIG. 2A
(PRIOR ART)




FIG. 1B
(PRIOR ART)

METHOD FOR QUANTIFYING SAFE OPERATING AREA FOR BIPOLAR
JUNCTION TRANSISTOR

Inventor: Kim et al.
Application No. 10/688,550




FIG. 2B
(PRIOR ART)




FIG. 3
(PRIOR ART)

METHOD FOR QUANTIFYING SAFE OPERATING AREA FOR BIPOLAR
JUNCTION TRANSISTOR

Inventor: Kim et al.
Application No. 10/688,550




FIG. 4




FIG. 9




FIG. 5

METHOD FOR QUANTIFYING SAFE OPERATING AREA FOR BIPOLAR
JUNCTION TRANSISTOR

Inventor: Kim et al.
Application No. 10/688,550




FIG. 6




FIG. 8

METHOD FOR QUANTIFYING SAFE OPERATING AREA FOR BIPOLAR JUNCTION TRANSISTOR

Inventor: Kim et al.

Application No.: 10/688,550




FIG. 7